The most commonly used trigger flip-flop is the master-slave type with cross feedback . 最常用的觸發(fā)器是交叉反饋的主從觸發(fā)器。
Semiconductor integrated cicuits . detail specification for type jt54f74 fttl dual d positive edge - triggered flip - flops 半導(dǎo)體集成電路. jt54f74型fttl雙上升沿d觸發(fā)器詳細(xì)規(guī)范
Detail specification for electronic component . semiconductor integrated circuit . type ch2005 dual j - k negative - edge triggered flip - flop 電子元器件詳細(xì)規(guī)范.半導(dǎo)體集成電路ch2005型雙下降沿j - k觸發(fā)器
According to the redundancy in digital circuits , we investigate the diversified redundancy - restraining techniques for lower - power cmos circuits . to erase the redundant transition of the clock , the logic design of double - edge - triggered flip - flop is presented and applied in sequential circuit design 為消除時(shí)鐘信號(hào)的兀余跳變,提出了利用時(shí)鐘兩個(gè)方向跳變的雙邊沿觸發(fā)器邏輯發(fā)計(jì)并應(yīng)用于時(shí)序電路設(shè)計(jì)中。
From the concept of triditional master - slave flip - flop , we propose a simplified positive edge - triggered flip - flop and prove the traditional positive edge - triggered flip - flop is the master - slave flip - flop designed based on basic flip - flop with single - rail input 并且從傳統(tǒng)主從結(jié)構(gòu)觸發(fā)器出發(fā),提出了簡(jiǎn)化結(jié)構(gòu)的維持阻塞型觸發(fā)器設(shè)計(jì)。針對(duì)數(shù)字電路中大量存在的冗余現(xiàn)象,本文討論了冗余抑制原理以及相應(yīng)的冗余抑制技術(shù)。